Japanese Home Page SyntheSys Research Home Page
SyntheSys Research Home
The Vision of a Scope, the Confidence of a BERT
Product Family Applications Measurements Literature Support News Room Company Contact Us
 
 

Search our Site:

 

BackUP
Technical Literature by Date
Measurement Education
Compliance to Standards
Product Literature
Posters
eNewsletters
eSeminars

 

 

 

 

Thank you for your interest. Complete the information below to receive your free copy of “PCI Express Transmitter PLL Testing — A Comparison of Methods”.

The electrical compliance test specification drafted by PCI-SIG requires testing loop response of the Phase Locked Loop (PLL) used in add-in cards to generate a local transmitter clock from a 100 MHz reference oscillator. There are several possible methods for performing this test. This paper provides an overview of the significant ones, including one method based on an instrumentation-quality clock recovery instrument. The clock recovery method is a single-instrument solution that provides superior test accuracy, resolution, and throughput at minimal cost. The measurement output results are displayed directly without the need for interpretation, minimizing chances for operator error.

  Email *
 
Already registered? Enter email address here and click Repeat Visitor to update the form below  
  First Name*
  Last Name*
  Email*
  Phone*
  Company*
  Title*
  City*
  Country*
  Zip Code*
 

 

 

Back to Top